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Magnetic-Shift-Register Circuit Controls Step Motor Operation 
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The problem: To design a controller to perform the 
signal conditioning required for bidirectional opera-
tion of a phase-pulsed step motor. Previous solid-state 
designs have the disadvantages of appreciable power 
drain in the standby mode plus susceptibility to 
switching transient interference due to their regenera-
tive characteristic. 
The solution: A single line magnetic-shift-register 
circuit that draws no power in standby and is non-
regenerative and therefore insensitive to switching 
transients. Separate input terminals make it possible 
to drive the step motor either forward or backward. 
How it's done: Drive pulses are applied at V i for 
forward operation and at V2 for reverse operation.
Transistors Q  and Q2 perform switching functions for 
"storage" selection. The square-loop magnetic core 
memory elements Ti, T2, and T3 hold the pulse data 
until operation of the single shift line through Q 
shifts the data to the temporary storage elements 
R1 Cl, R2 C2, and R3 C3. Output pulses are taken 
from terminals W 1 , W2, and W3 through transistors 
Q, Q, and Q6, respectively. 
For forward operation, the input pulse is applied 
directly to C  and an output pulse is produced at Wi. 
Subsequent pulses shift the pulse data from T1 and T2 
to produce output pulses first at W2 and then at W3. 
Feedback through inhibit transistor Q
-
i prevents 
pulses from appearing at WI during this interval. For 
reverse operation, the input pulse is applied directly to 
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C3 and stored in T3 and T2. Feedback in this mode is 	 Patent status: NASA encourages the immediate 
through inhibit transistor Q8.	 commercial use of this invention. Inquiries about ob-
Notes:	 taming rights for its commercial use may be made to 
I. This design can accommodate any number of	 NASA, Code AGP, Washington, D.C., 20546. 
stages.	 Source: Leo J. Veillette 
2. This invention should have wide application in step	 (GSFC340) 
motor drive systems. 
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